JBitsTM Implementations of the Advanced Encryption Standard (Rijndael)
نویسندگان
چکیده
The Rijndael algorithm has been selected as the new Advanced Encryption Standard. Several JBits implementations of this algorithm are described which target the Virtex FPGA family. As illustrated by sample code, JBits provides a concise means of creating structured datapaths. JBits design abstractions include conventional ones (such as hierarchical modules, ports, nets and buses) and ones that do not appear in structural HDLs (such as layered placement and routing APIs). Unlike mainstream design flows, JBits also permits the exploration of hardware/software tradeoffs for operations such as changing keys and modes, and dynamically modifying the width of key and data blocks. This can significantly reduce the FPGA resource utilization.
منابع مشابه
Rijndael FPGA Implementations Utilising Look-Up Tables
This paper presents single-chip FPGA Rijndael algorithm implementations of the Advanced Encryption Standard (AES) algorithm, Rijndael. In particular, the designs utilise look-up tables to implement the entire Rijndael Round function. A comparison is provided between these designs and similar existing implementations. Hardware implementations of encryption algorithms prove much faster than equiv...
متن کاملHigh Performance Single-Chip FPGA Rijndael Algorithm Implementations
This paper describes high performance single-chip FPGA implementations of the new Advanced Encryption Standard (AES) algorithm, Rijndael. The designs are implemented on the Virtex-E FPGA family of devices. FPGAs have proven to be very effective in implementing encryption algorithms. They provide more flexibility than ASIC implementations and produce higher data-rates than equivalent software im...
متن کاملParallel Analysis of the Rijndael Block Cipher
In this paper, we present the first theoretical study of the parallelism inherent in the Rijndael Advanced Encryption Standard (AES). We derive the asymptotic sequential runtime for the algorithm and describe two parallel implementations: one that is optimal in terms of time, and another that is optimal in terms of cost (the asymptotic product of time and number of processors required). The cos...
متن کاملExperimental Testing of the Gigabit IPSec-Compliant Implementations of Rijndael and Triple DES Using SLAAC-1V FPGA Accelerator Board
In this paper, we present the results of the first phase of a project aimed at implementing a full suite of IPSec cryptographic transformations in reconfigurable hardware. Full implementations of the new Advanced Encryption Standard, Rijndael, and the older American federal standard, Triple DES, were developed and experimentally tested using the SLAAC-1V FPGA accelerator board, based on Xilinx ...
متن کاملAnalysis of AES Hardware Implementations
Following paper examines hardware implementation methods regarding Advanced Encryption Standard (AES). Compared to software implementation, migrating to hardware provides higher level of security and faster encryption speed. An overview of existing AES hardware implementation techniques are summarized. Then the direction of reconfigurable coprocessor as a cryptography hardware is proposed. Keyw...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2001